

Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11)

EP 0 658 852 A3

(12)

## EUROPEAN PATENT APPLICATION

(88) Date of publication A3:  
18.03.1998 Bulletin 1998/12

(51) Int Cl.<sup>6</sup>: G06F 13/42

(43) Date of publication A2:  
21.06.1995 Bulletin 1995/25

(21) Application number: 94309252.8

(22) Date of filing: 12.12.1994

(84) Designated Contracting States:  
BE DE DK ES FR GB GR IE IT LU NL PT SE

• Mudgett, Dan S.  
Austin, Texas (US)

(30) Priority: 10.12.1993 US 166067

(74) Representative: BROOKES & MARTIN  
High Holborn House  
52/54 High Holborn  
London, WC1V 6SE (GB)

(71) Applicant: ADVANCED MICRO DEVICES INC.  
Sunnyvale, California 94088-3453 (US)

(72) Inventors:  
• Gephardt, Douglas D.  
Austin, Texas 78748 (US)

### (54) Computer system with derived local bus

(57) An integrated processor is provided that includes a CPU core, a local bus coupled to the CPU core, and a variety of peripheral such as a memory controller, a direct memory access controller, and an interrupt controller coupled to the local bus. A bus interface unit is further provided to interface between the CPU local bus and a PCI standard multiplexed peripheral bus. The CPU core, the memory controller, the direct memory access controller, the interrupt controller, and the bus interface unit are all incorporated on a common integrated circuit chip. A local bus control unit is further provided that is capable of generating a loading signal and an address strobe signal synchronously with certain bus cycles that are executed on the PCI bus. The local bus control unit allows external peripheral devices that are compatible with the CPU local bus protocols to be connected through the PCI bus. A latch is coupled to the multiplexed address/data (A/D) lines of the PCI bus and includes a set of output lines coupled to the address input lines of the externally connected peripheral device. The external latch is latched by the loading signal. The cycle definition signals of the PCI bus are further latched within the external latch to provide memory/IO and read/write signals to the external peripheral device. The data lines of the peripheral device may be connected directly to the multiplexed address/data lines of the PCI bus.




FIG. 2



European Patent  
Office

# EUROPEAN SEARCH REPORT

Application Number  
EP 94 30 9252

Best Available Copy

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl. 6)
A	US 5 125 084 A (BEGUN RALPH M ET AL) * column 1, line 23 - column 2, line 7 * * column 2, line 59 - column 3, line 44 * * column 4, line 38 - column 5, line 23 * * abstract: claims 1-3; figures 2,7 *	1,3,5,6,12-18	G06F13/42
A	US 5 253 353 A (MOGUL JEFFREY C) * column 2, line 23 - line 60 * * column 3, line 13 - column 4, line 46 * * abstract: claims 1,2; figure 1 *	1-20	
A	US 5 005 121 A (NAKADA KUNIHICO ET AL) * column 2, line 41 - column 3, line 65 * * abstract *	1,12,15	
			TECHNICAL FIELDS SEARCHED (Int.Cl. 6) G06F
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 27 January 1998	Examiner Nguyen Xuan Hiep, C
CATEGORY OF CITED DOCUMENTS X particularly relevant taken alone Y particularly relevant if combined with another document of the same category A technology of the background C not written disclosure P intermediate document		theory or principle underlying the invention earlier patent document, but published after the filing date document cited in the application document cited for other reasons member of the same patent family, corresponding document	

EP 0 658 852 A3 (1998)